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(57)	 ABSTRACT
A radiation detector assembly has a semiconductor detector
array substrate of CdZnTe or CdTe, having a plurality of
detector cell pads on a first surface thereof, the pads having a
contact metallization and a solder barrier metallization. An
interposer card has planar dimensions no larger than planar
dimensions of the semiconductor detector array substrate, a
plurality of interconnect pads on a first surface thereof, at
least one readout semiconductor chip and at least one con-
nector on a second surface thereof, each having planar dimen-
sions no larger than the planar dimensions of the interposer
card. Solder columns extend from contacts on the interposer
first surface to the plurality of pads on the semiconductor
detector array substrate first surface, the solder columns hav-
ing at least one solder having a melting point or liquidus less
than 120 degrees C. An encapsulant is disposed between the
interposer circuit card first surface and the semiconductor
detector array substrate first surface, encapsulating the solder
columns, the encapsulant curing at a temperature no greater
than 120 degrees C.
35 Claims, 4 Drawing Sheets
https://ntrs.nasa.gov/search.jsp?R=20090043254 2019-08-30T08:35:49+00:00Z
US 7,531,809 B2
Page 2
U.S. PATENT DOCUMENTS 6,465,790 B1	 10/2002	 Monnet et al.
6,518,677 B1	 2/2003	 Capote et al.
6,011,264 A 1/2000 Lachish et al. 6,566,234 B1	 5/2003	 Capote et al.
6,017,634 A 1/2000 Capote et al. 6,579,748 B1	 6/2003	 Okuno et al.
6,034,373 A 3/2000 Shahar et al. 6,657,200 B2	 12/2003	 Nygard et al.
6,035,013 A 3/2000 Orava et al. 6,765,213 B2	 7/2004	 Shahar et al.
6,046,068 A 4/2000 Orava et al. 6,774,493 B2	 8/2004	 Capote et al.
6,121,689 A * 9/2000 Capote et al .	 ............... 257/783	 6,946,660 B2	 9/2005	 El-Hanany et al.
6,132,646 A * 10/2000 Zhou et al ................... 252/512	 2001/0001562 Al 	 5/2001	 Orava et al.
6,163,028 A 12/2000 Orava et al. 2002/0011657 Al 	 1/2002	 Saito
6,188,089 B1 2/2001 Spartiotis 2002/0025914 Al 	 2/2002	 Appel et al.
6,207,944 B1 3/2001 Spartiotis et al. 2002/0089595 Al 	 7/2002	 Orava et al.
6,215,123 B1 4/2001 Orava et al. 2002/0092970 Al 	 7/2002	 Pyyhtia et al.
6,242,745 B1 6/2001 Berlad et al. 2002/0125438 Al 	 9/2002	 Pyyhtia et al.
6,248,990 B1 6/2001 Pyyhtia et al. 2002/0163055 Al 	 11/2002	 Thomas
6,252,217 B1 6/2001 Pyyhtia et al. 2003/0010924 Al 	 1/2003	 El-Hanany
6,255,638 B1 7/2001 Eraluoto et al. 2003/0229986 Al 	 12/2003	 Su et al.
6,285,029 B1 9/2001 Shahar et al. 2006/0011852 Al 	 1/2006	 El-Hanany et al.
6,297,560 B1 10/2001 Capote et al.
6,312,974 B1 11/2001 Wu et al. OTHER PUBLICATIONS
6,323,475 B1 11/2001 Spartiotis
6,335,571 B1 1/2002 Capote et al. Francois Lebrun; ISGRI: a camera for invisible light; Jan. 8, 2003.
6,340,812 B1 1/2002 Izumi et al. O. Peyret, C. Mestais, L. Verger; Vers les gamma-cam6ras a semi-
6,340,818 B1 1/2002 Izumi et al. conducteurs; 1999 vol. 5, p. No. 129.
6,355,923 B2 3/2002 Pyyhtia et al. P.F. Boloser, T. Narita, J.A. Jenkins, M. Perrin, R. Murryah and J.E.
6,380,528 B1 4/2002 Pyyhtia et al. Grindlay; Balloon Flight Background Measurement with Actively-Shielded Planar and Imaging CZT Detectors; Oct. 3, 2001; 1 page.6,388,258 B1 5/2002 Berlad et al.
www.evproducts.com/cztconfig.html;  EV Products & Services Prod-6,399,426 B1 6/2002 Capote et al. ucts, CZT Detector Configurations; 1 page. Jan. 6, 2003.
6,403,964 B1 6/2002 Kyyhkynen
6,408,110 B2 6/2002 Schulman * cited by examiner
210
220
218
214
Prior Art
U.S. Patent	 May 12, 2009	 Sheet 1 of 4	 US 7,531,809 B2
FIG. 1
392
314
U.S. Patent	 May 12, 2009	 Sheet 2 of 4	 US 7,531,809 B2
FIG. 2
U.S. Patent	 May 12, 2009	 Sheet 3 of 4	 US 7,531,809 B2
Array of Arrays
Interposer
Dtecto
,a Readout Chip
Pin grid array
FIG. 3
FIG. 4
'derdd
U.S. Patent	 May 12, 2009	 Sheet 4 of 4	 US 7,531,809 B2
US 7,531,809 B2
1
	
2
	
GAMMA RAY DETECTOR MODULES 	 to healthy tissue. They can also be used for medical applica-
tions involving the exposure of a patient to ionizing radiation.
RELATED APPLICATIONS
	
	 Such applications require high radiation absorption charac-
teristics for the detector substrate of the imaging device. Such
This application is a continuation of U.S. patent applica-  5 high radiation absorption characteristics can be provided by
tion Ser. No. 10/725,442, filed Dec. 3, 2003, now U.S. Pat. 	 materials using high Z element, such as found in CdZnTe or
No. 7,223,981 currently pending, which itself claims the ben- 	 CdTe. Furthermore, various medical applications require
efit of U.S. Provisional Patent Application No. 60/430,659, 	 high spatial resolution. For example, mammography requires
filed Dec. 4, 2002. The contents of these U.S. patent applica- 	 the ability to observe microcalcifications which can be under
tions Ser. Nos. 10/725,442, and 60/430,659, are hereby incor- io 100 microns or even under 50 microns in size. The stringent
porated by reference in their entirety.	 requirements imposed on imaging devices require the use of
small resolution elements, or pixel cells, with a large array of
	
STATEMENT OF GOVERNMENT RIGHTS	 such cells being needed to generate an image of a useful size.
Outside of biological and clinical uses, for environmental
This invention was funded with U.S. Government support 15 monitoring and remediation, as well as nuclear radioisotope
under Contract No. NNG04CA02C awarded by National 	 security, gamma array detection can provide detailed infor-
Aeronautics and Space Administration (NASA). The U.S. 	 mation on radioisotopes present and their relative abun-
Government has certain rights in the invention.
	
	 dances. It also can be combined with an X-ray source to
analyze the composition of non-radioactive isotopes through
FIELD OF THE INVENTION
	
	
20 use of X-ray fluorescence, as for example, in examining the
contents of a closed box or suitcase. In nuclear non-prolifera-
The invention relates to x-ray or gamma ray detection 	 tion, the imaging of x-ray and gamma sources at a distance
devices and gamma ray imaging devices comprising a semi- 	 has the potential to detect illicit transport of radioactive mate-
conductor detector substrate including a plurality of detector 	 rials. In astrophysics, CZT detector arrays are currently being
elements interconnected to an interposer card. The interposer 25 employed in studies of distant gamma-burst sources.
card is in turn interconnected to a readout device (e.g. a 	 An important step in the fabrication of such imaging
semiconductor readout device) that is mounted on the inter- 	 devices is the interconnection of the semiconductor detector
poser card, the readout device including a corresponding 	 substrate array to the readout device and the subsequent inter-
plurality of readout cells. The interposer card further includes 	 connection of this assembly to other image processing elec-
one or more connectors for interconnecting the device to 30 tronics, electrical power and ground sources. This involves
power, ground and other signal processing electronics. 	 the electrical interconnection of the semiconductor detector
substrate array cells to corresponding readout device cells in
	
BACKGROUND OF THE INVENTION	 a one-to-one correspondence, and furthermore, electrical
interconnection of the readout device to external electronics.
A semiconductor detector substrate used for detection of 35	 Typically, prior art imaging devices, known as hybrids,
x-rays and gamma rays may comprise cadmium zinc telluride 	 such as those described in U.S. Pat. No. 5,245,191, EP-A-0
(CdZnTe otherwise known as CZT) or cadmium telluride 	 571, 135, and EP-A-0 577 187, employ indium bumps for
(CdTe). The amplitude of the electrical pulses derived from 	 bump-bonding the semiconductor detector substrate directly
such detectors are indicative of the energy of the gamma rays 	 to a semiconductor readout substrate. Generally in the prior
absorbed by the detector substrate. Such semiconductor 4o art, indium bumps are grown using evaporation on the detec-
detector substrates comprise a plurality of detector cells (e.g., 	 tor metal contacts that define the pixel cells and the corre-
pixel cells) defined by an array of metal contacts on one side 	 sponding readout device cells of a semiconductor readout
of the semiconductor detector substrate. The readout device 	 substrate. Subsequently, the two different parts are brought
can comprise a corresponding plurality of readout circuits 	 together, aligned, and the corresponding bumps are merged.
each corresponding to each of the detector cells in the array. 45 For indium bumps, a cold welding technique is achieved by
In the prior art, a semiconductor readout substrate is intercon-	 heating the substrates at 70-120 degrees C. and applying
nected to the detector substrate with individual pixel cells	 mechanical pressure. For detectors comprising heat sensitive
being directly connected to their corresponding readout cir- 	 materials, such as CZT and CdTe, the use of indium bumps is
cuits by means of conductive bumps. Such a detector-readout 	 advantageous in that the interconnection process can be car-
assembly or module may then become part of a larger system 50 ried out at temperatures below 120 degrees C.
used for creating images in two or more dimensions from 	 U.S. Pat. No. 5,952,646, which is incorporated herein in its
x-rays or gamma rays being emitted by an object to be 	 entirety, describes an alternate method in which low tempera-
imaged. Alternately, the detector-readout assembly may be 	 ture tin-lead-based solder bumps, e.g. eutectic tin-lead-bis-
used singly, or in combination with other similar assemblies, 	 muth alloy (melt point 97 degrees C.), are employed instead
to detect the presence of x- or gamma radiation photons and 55 of the more generally used indium bumps. The soldering of
their energies.	 such bumps can also be accomplished at temperatures below
Devices of this type have many important potential uses in 	 120 degrees C. The limitation of using such low-temperature
biological and clinical imaging applications, environmental 	 solder is that the solder joints formed are relatively weak and
remediation systems, nuclear radioisotope security systems, 	 subject to cracking and breaking. This can occur during nor-
and space satellites. In medical/biological applications, these 60 mal use, as for example, when a detector assembly is sub-
array detectors have applications in planar imaging, SPECT	 jected to thermal cycles in the operating environment, or
imaging systems, and as surgical probes. Some possible 	 when an assembly is dropped. Therefore, the use of low-
applications are mammography, clinical cardiology, in vivo 	 temperature solders alone, as proposed in the prior art, is not
auto radiography, neuroscience studies, and lymphatic sys- 	 practical for many applications.
tem imaging. In nuclear medicine, arrays of CZT detectors 65	 Another issue is that creation of large detectors requires a
can create superior images of injected radiotracers, thus aid- 	 package that allows detectors modules to be abutted together
ing in removal of cancerous tissue while minimizing damage 	 into large tiled arrays, without dead space in between detector
US 7,531,809 B2
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modules. For example, U.S. Pat. No. 5,786,597, which is
incorporated herein in its entirety, describes an alternative
detector module configuration for such an abuttable detector
module. In this patent, each detector module comprises a
plurality of detection elements mounted to a circuit carrier, as
shown in FIG. 1. The detection module comprises an inte-
grated circuit mounted on a ceramic orplastic carrier 214. The
circuit carrier 214 houses the readout ICs and passive com-
ponents, and provides interconnections from the ICs to the
detection elements 212 and to a module motherboard (not
shown). The detection elements 212 are formed by an array of
electrodes on the lower surface of the CZT detector 210. The
prior art detection module 206 shown in FIG. 1 is assembled
with thin plates positioned on both the top and bottom sur-
faces of the detector 210. The upper plate (not shown) pro-
vides a means for applying a bias voltage to the detection
modules 206, insulates the bias voltage from the detector
housing, and provides physical protection for the detector
substrate. The upper plate is designed to allow the gamma
rays emitted from the object 102 to penetrate the plate and to
be absorbed in the detection elements 212. A lower plate 230
provides the means for connecting the detector elements 212
to the circuit carrier 214. The lower plate 230 includes a
plurality of contact pads 232 that correspond in position to the
positions of the detection elements 212. The plurality of con-
tact pads 232 provide electrical connection for each detection
element to a corresponding input contact pad on the top
surface of the circuit carrier 214. The contact pads 232 are
electrically isolated from each other. In the prior art, conduc-
tive epoxy or indium bump bonds are used to bond the elec-
trodes of these detection elements 212 to contact pads on the
lower plate 230 and the contacts of the lower plate to input
contact pads of the circuit carrier 214. Thus, the detector
inputs are connected to the readout ICs in the circuit carrier
214 via the upper surface of the carrier 214 and the lower plate
230. Other inputs and outputs are connected to the ICs via a
plurality of pins 240 on the bottom surface of the circuit
carrier 214. The plurality of pins 240 are designed to mate
with insertion or socket connectors affixed to a motherboard.
The configuration of the detection module allows the module
206 to be abutted on all four sides by other detectors on the
motherboard. Therefore, such a prior art detection module
206 advantageously provides a modular element which can
be combined in a number of ways with other detection mod-
ules 206 to produce a large imager tiled array having a desired
configuration.
One problem with prior art. approaches that use of indium
bump bonding to bond the various elements electrically is that
the indium bump bonding process necessitates that the sur-
faces of the parts to be bonded be flat to very high tolerances.
This is expensive to achieve and difficult to accomplish
repeatedly in a production process. Also, if a conductive
adhesive or indium bump bonding is used, a lower plate is
required that is thick enough to mechanically isolate the semi-
conductor detector FIG. 1210 from the carrier 214. Without
such a lower plate, the stresses induced in the assembly's
bonds may be capable of breaking such bonds and causing
electrical failure of the element interconnects. Such stress can
be caused by thermal cycling due to temperature fluctuations
present under normal use, or due to mechanical shock, as
when the assembly is dropped. However, the inclusion of a
thick lower plate involves additional fabrication cost as well
as increases the profile, or thickness, of the overall detector
module. Low profile modules are desirable in many applica-
tions, e.g. modules employed in portable handheld gamma
ray detection electronics.
Therefore there is a need to devise an improved method of
bonding gamma ray array detectors, such as CZT and CdTe,
to a readout device in such a way that it can withstand the
stresses encountered in normal use. There is also a need to
5 create lower cost abuttable detector modules having low pro-
files.
SUMMARY OF THE INVENTION
10 The invention relates to x-ray or gamma ray detection
devices as well as x-ray or gamma ray imaging devices com-
prising a semiconductor detector substrate including a plural-
ity of detector elements each of which is soldered to an
interposer card pad, wherein the solder joints are encapsu-
15 lated in a dielectric to increase their mechanical strength and
provide mechanical stability to the detector-interposer card
solder joints. The interposer card pads are in turn intercon-
nected to the inputs of a readout device, such as a semicon-
ductor readout device, that is mounted on the interposer card,
20 the device including a corresponding plurality of readout
cells. The interposer card further comprises one or more
connectors for interconnecting the device to power, ground
and other signal processing electronics.
The instant invention describes an improved approach to
25 configure semiconductor gamma ray detector modules
employing an interposer card rather than the conventional
direct bump hybridization used in the prior art of U.S. Pat. No.
5,952,646 or the lower plate approach of U.S. Pat. No. 5,786,
597. The novel scheme incorporates a unique combination of
30 prior art flip-chip and multichip module technologies in com-
bination with novel low-temperature flip-chip bonding mate-
rials and processes. This results in detector "tiles" containing
integrated readout devices and connectors in low-profile
modules that can be inserted into a motherboard, as illustrated
35 in FIGS. 2, 3 and 4. The benefit of the inventive configuration
is that it is capable of withstanding the stress of normal use.
These modules employ new fabrication and packaging meth-
ods encompassing the following innovative elements:
1. Solder bump flip-chip interconnections for assembly of
40 the semiconductor detector to the interposer. The solder
bumps are encapsulated in a solid resin that reduces the
stresses on the solder joints, providing a practical assembly
that has superior reliability compared to the prior art. Such
encapsulating resins, called underfills, are normally used to
45 encapsulate solder bumps in prior art flip-chip assemblies that
employ conventional high-temperature solders. The novel
feature of the inventive encapsulation is that, unlike prior flip
chip underfill resins, the encapsulant must be designed to cure
completely at temperatures below 120 degrees C. in order to
50 avoid damage to the heat-sensitive semiconductor detector.
Typically such encapsulants are designed to be cured at 165
degrees C. or higher in order to achieve a high modulus and a
low expansion coefficient. Such requirements are not as
important in CZT detector assemblies as they are in conven-
55 tional flip chips.
2. By employing the inventive interposer and low-tempera-
ture encapsulated solder joint approach, it is possible to elimi-
nate the lower plate of the prior art. This reduces the number
of assembly operations as well as provides a low profile
60 module.
An interposer is a high-density printed circuit that inter-
connects a detector array to one or more readout chips or
devices. It also interconnects the detector to a connector for
interconnecting the detector module's I/O, power and ground
65 circuits to signal processing electronics and power sources on
a motherboard or backplane. The interposer eliminates the
need to interconnect silicon directly to the detector, allowing
US 7,531,809 B2
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the detector modules to be abutted together on all sides. The	 dium, tin or some other solderable metal or alternately, an
interposer provides a redistribution layer for the detector ele- 	 organic solderability promoter such as Entek Cu-106A avail-
ments so that they can be interconnected to a semiconductor 	 able from Enthone.
readout array of any configuration. The readout chip is gen- 	 In the instant invention, solder is used to bond the detector
erally designed to be smaller than the detector array, so the 5 electrodes 312 to the input contact pads of the interposer 314.
interposer fans out the inputs from the readout chip to each	 The solder must comprise a low-temperature component that
pixel element on the detector. The interposer has sufficient 	 wets the contact pads at low temperature so that the assembly
area available for attaching a connector. The readout chip may	 bonding can be carried out without heating the detector above
be either solder bumped or wire bonded to the interposer. 	 120 degrees C. for any extended period of time. There are
io several ways to achieve this. The three principal ones are:
BRIEF DESCRIPTION OF THE DRAWINGS 	 1. Employ solder bumps composed entirely of a eutectic
solder having a melting point below 120 degrees C., e.g. BiIn
FIG.1 is an illustration showing a prior art detector assem- 	 (m.p. 72 degrees C.), BiInSn (m.p. 79 degrees C.), and
bly that is designed to be abuttable on all four sides	 InSnCd (m.p. 93 degrees C.), BiPbSn (m.p. 97 degrees C.)
FIG. 2 illustrates one embodiment of the instant invention, 15	 2. Employ non-eutectic solder bumps with a solidus tem-
a detector module in cross section	 perature below 120 degrees C.
FIG. 3 illustrates the abutment of detector modules into a 	 3. Employ solder balls of high melting point solder and a
tiled array of modules without dead space. 	 solder cap of 1 or 2 above. The cap can be applied on either the
FIG. 4 is a photo of two CZT detector modules according	 solder ball or the opposite pad to be bonded.
to the described invention 	 20	 Solder bumps can be created on either each contact pad of
the interposer or each electrode of the detector. There are
DETAILED DESCRIPTION OF THE INVENTION
	
	
several well-known methods known in the art to accomplish
this:
FIG. 2 shows a perspective view of a detection module 306	 1. Sequential vacuum evaporation of the metals in the
of the present invention. As depicted in FIG. 2, the detection 25 desired composition through a mask onto the pads or elec-
module 306 comprises an integrated circuit mounted within a	 trodes, followed by reflow to create the alloy.
ceramic or plastic interposer circuit card 314. The semicon- 	 2. Sequential electroplating of the metals in the desired
ductor detector 310 of the detection module 306 includes an	 composition through a mask onto the pads or electrodes,
array of detection elements 312. A plurality of solder bumps 	 followed by reflow to create the alloy.
392 provide electrical connection for each detection element 30	 3. Printing of solder paste of the desired composition
312 to a corresponding input contact pad on the top surface of 	 through a stencil or mask onto the pads or electrodes, fol-
the interposer 314. The solder bumps 392 are electrically 	 lowed by reflow to solidify the paste.
isolated from each other by a solid encapsulating material	 4. Application of a solder ball of the desired size and
(not shown).	 composition onto the pads or electrodes, followed by reflow
In the preferred embodiment of the present invention, the 35 to attach the ball.
detection elements 312 comprise a plurality of cadmium-	 Each of these methods has particular benefits depending on
zinc-telluride (CZT) gamma-ray detection areas formed on	 the type of solder employed and the final assembly to be
the lower surface of detector 310. The detectors can alterna-	 constructed. When the electrode array spacing is large
tively comprise cadmium telluride, or other x-ray or gamma- 	 (greater than about 0.5 millimeter), the preferred method is to
ray sensitive materials. The detectors convert x-rays and 4o apply low-melting point eutectic solder or low liquidus non-
gamma rays into electrical charge pulses. The amplitude of	 eutectic solder balls to the interposer. Bonding is then accom-
the electrical pulses are indicative of the energy of the gamma 	 plished by aligning and contacting the interposer card bumps
rays absorbed. As is known in the art, CZT crystals provide 	 to the electrodes of the detector, followed by heating up to 120
good energy and spatial resolution, can operate at room tem- 	 degrees C. to wet the solder ball onto the electrode. Preferred
perature, and can be manufactured in a variety of dimensions. 45 is the use of a solder flux that promotes wetting of the elec-
The interposer 314 houses the readout devices, optional	 trode surfaces by the molten solder.
passive components, and other support electronics. It pro- 	 When the electrode spacing is small (less than about 0.5
vides interconnections for these to the detection elements 312 	 millimeter) the preferred method is to print the solder bumps
and to the module motherboard (not shown) through a con- 	 on the interposer contact pads with a highmelting point solder
nector 340, such as the pin grid array shown. The interposer 50 paste through a mask, followed by reflow. Subsequently, low
314 preferably comprises a ceramic or polymer laminate 	 melting point solder paste is coated through a stencil then
printed circuit.	 reflowed onto the detector electrodes. Bonding is then accom-
The detector elements 312 are formed by an array of elec- 	 plished by aligning and contacting the interposer card solder
trodes on the lower surface of the detector 310. The electrodes	 bumps to the low melting point solder coating the electrodes
of detector 310 comprise a contact metal layer directly on the 55 of the detector, followed by solder reflow of the low-melting
detector surface, followed by barrier metallization layers, and 	 point solder only. Preferred is the use of a solder flux that
optionally topped by a solderability layer. Typical contact	 promotes wetting of the surfaces by the molten solder. These
metals include platinum, gold, aluminum, or other metal. The	 two approaches have the benefit that both produce assemblies
preferred contact layer comprises platinum or gold. The bar- 	 with good standoff separation between the parts and avoids
rier layers are meant to protect the contact layer and detector 60 complete collapse of the solder bump. The separation creates
from damage by the solder and typically comprise Ni, Ni/V, 	 columnar solder joints that are compliant under stress and
Ti/W or Cu and may include interface metals, such as tita- 	 thus are less likely to crack or break apart.
nium or chromium. The preferred barrier metal comprises a 	 The solder joints formed in this manner are nevertheless
thin Ti layer of about 10 to 100 nanometers followed by a	 not strong enough to endure subsequent stresses in normal
thicker Ni layer of about 50 to 500 nanometers. The solder- 65 use. To increase the integrity of the bonds, encapsulation is
ability layer is meant to enhance the solder wetting during 	 preferred. This can be accomplished by applying a liquid
assembly and may comprise gold, silver, platinum, palla-	 underfill encapsulant to the gap between the detector and
US 7,531,809 B2
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interposer after assembly, followed by curing, as is known in
the art. However, unlike the prior art, it is necessary to employ
an especially designed encapsulating resin that completely
cures at a temperature not exceeding 120 degrees C., and
preferably mush lower. Alternately, the preferred approach is
to employ an encapsulating polymer flux that cures at the
same time that the solder is reflowed. Such fluxes are
described in U.S. Pat. Nos. 5,985,043 and 6,017,634, which
are incorporated herein in their entirety. Such prior art fluxes
can be formulated to provide the necessary flux activity at low
melting point solder temperatures and also cure fully at about
90 degrees C.
Referring to FIG. 2, in the instant invention, the detector
electrodes 312 are connected to the readout devices on the
interposer 314 via the solder joints 392. Other inputs and
outputs are connected to the interposer via a connector on the
bottom surface of the interposer 314. The connector may
comprise a plurality of pins 340 or a plurality of contact pads.
The plurality of pins 340 or pads are designed to mate with
connectors affixed to a motherboard. Preferably, the connec-
tor comprises a land grid array on the interposer. Such an
array is connected to the motherboard by means of a low
profile spring array connector. An example of such a connec-
tor is the Microconn® connector of Teledyne Interconnects
(San Diego, Calif.).
The configuration of the inventive detector module advan-
tageously allows the detector to be abutted on all four sides
(FIG. 3). Therefore, the present detector module advanta-
geously provides the desired modular element that can be
combined in a number of ways with other modules to produce
a large detector array having a desired configuration. The use
of columnar solder joints and the encapsulating resin results
in a reliable low-profile assembly.
Here by way of example are steps employed in the creation
of the module of FIG. 4:
Prior to assembly, the electrodes on the detector were pre-
pared to receive solder. First, platinum contacts, about 100
nanometers thick, were applied by vacuum evaporation
through a mask. An additional barrier of Ti/Ni/Au in thick-
nesses, about 501100150 nanometers thick, was applied in the
same manner over the Pt to effect a solderable interface and
barrier.
A readout ASIC chip was bonded to the interposer with
epoxy. Wirebonds were used to connect the chip to the inter-
poser. A peripheral two-row pin grid connector was then
soldered to the interposer in a conventional soldering reflow
process. The chip was then encapsulated in a commercial
silicone glob-top encapsulant. The finished subassembly was
tested at this point to ascertain that all connections have been
made before attachment of the detector. Bumping of the inter-
poser assembly was next. InSnCd eutectic solder balls were
applied to the interposer contact pads and reflowed, with the
aid of common rosin flux. The flux residue was then cleaned
off in alcohol.
The assembly of the detector to the interposer was done
last. Assembly was done on a die-bonding machine with a
positional accuracy of at most 10% of the pad size. A split-
image optical microscope that allows simultaneous viewing
of the detector array pads and the solder posts on the inter-
poser is used on the die bonder. The bumps on the interposer
were aligned to the detector's electrodes by viewing through
the split image optics. After alignment, the optics are removed
and a drop of a polymer flux, described in U.S. Pat. No.
6,017,634, was applied to the detector's surface. This was
done by a volumetric syringe that applies the required flux
quantity in a tightly controlled way.
8
The two parts the detector and the interposer were
brought together at the solder balls. The mated parts were
solder-reflowed in a conventional multizone convection sol-
der-reflow oven with a temperature profile that peaked at 120
5 degrees C. for approximately 60 seconds. Reflow soldering
was performed at low temperature, just hot enough to melt the
low-melting point solder on the pads. Simultaneously, the
polymer flux underfill began to harden to a solid. Subse-
quently, the encapsulant polymer flux was post-cured at 90
io degrees C. for 4 hours for complete solidification.
In accordance with a first aspect of the invention, there is
provided a device for detection or imaging X-ray or gamma
radiation, the device comprising
a semiconductor substrate including an array of detector
15	 cells which generate charge in response to incident
radiation,
a corresponding readout semiconductor substrate of planar
dimensions no larger than the planar dimensions of the
semiconductor detector substrate, said readout semicon-
20	 ductor
substrate including an array of readout cells, said readout
cell being connected to corresponding detector cells by
means of
an interposer circuit card, also of planar dimensions no
25 larger than the dimensions of the semiconductor detec-
tor substrate, thatis interconnected to said detector semi-
conductor substrate on one side and said readout semi-
conductor substrate on the other
solder joints comprising a solder with a melting point or
30	 liquidus less than 120 degrees C. and
and encapsulant fully encapsulating said solder j oints, said
encapsulant curing at a temperature no greater than 120
degrees C.
In accordance with another aspect of the invention, there is
35 provided a
semiconductor detector substrate, including an array of
detector cells which generate charge in response to inci-
dent radiation,
a corresponding interposer card of planar dimensions no
40	 larger than the dimensions of the semiconductor detec-
tor substrate,
solder joints comprising a solder with a melting point or
liquidus less than 120 degrees C. between the interposer
card and the detector substrate and
45 and encapsulant fully encapsulating said solderjoints, said
encapsulant curing at a temperature no greater than 120
degrees C.
said interposer card comprising
a printed circuit with an array of connecting pads, each
50	 pad corresponding to a detector cell on the semicon-
ductor detector substrate
at least one readout semiconductor chip of planar dimen-
sions no larger than the dimensions of the interposer
card, and
55	 at least one connector.
In accordance with yet another aspect of the invention,
there is provided radiation detector assembly, comprising:
a semiconductor detector array substrate having a plurality
of detector cell pads on a first surface thereof said pads
60	 comprising a contact metallization and a solder barrier
metallization
an interposer card having
a plurality of interconnect pads on a first surface thereof,
and at least one readout semiconductor chip, and at least
65	 one connector on a second surface thereof each, of pla-
nar dimensions no larger than the planar dimensions of
the interposer card
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an encapsulant between the interposer circuit card first
surface and the semiconductor detector array substrate
first surface, the encapsulant having a plurality of holes
therethrough filled with solder that extends from con-
tacts on the interposer surface aligned with the holes
through the encapsulant to the plurality of pads on the
semiconductor detector array substrate
said solder having a melting point or liquidus less than
120 degrees C. and
said encapsulant curing at a temperature no greater than
120 degrees C.
Furthermore, said encapsulants may comprise a polymer
flux.
In accordance with yet another aspect of the invention,
there is provided a method for making a detector array assem-
bly that comprises the steps of:
providing an interposer card having
a plurality of discrete solder bumps on a first surface
thereof
and at least one readout semiconductor chip, and at least
one connector on a second surface thereof each, of
planar dimensions no larger than the planar dimen-
sions of the interposer card
providing a semiconductor detector array substrate having
a plurality of metallized detector cell pads on a first
surface thereof, at least one pad corresponding to at least
one solder bump on said interposer card, said pads com-
prising a contact metallization and a solder barrier met-
allization
disposing an encapsulant comprising a fluxing agent
between the interposer card and the semiconductor
detector array substrate; and
attaching the interposer card to the semiconductor detector
array substrate to form a combined unit wherein the
solder bumps face towards and are aligned with their
corresponding pads, such that there exists encapsulant at
least between the conductive bumps between said inter-
poser card and said detector substrate
wherein said solder joints comprise a solder with a melt-
ing point or liquidus less than 120 degrees C. and
said encapsulant cures at a temperature no greater than
120 degrees C.
In accordance with yet another aspect of the invention,
there is provided a method for making a detector array assem-
bly that comprises the steps of:
providing an interposer card having a plurality of discrete
solder bumps on a first surface thereof and at least one
readout semiconductor chip, and at least one connector
on a second surface thereof each, of planar dimensions
no larger than the planar dimensions of the interposer
card
providing a semiconductor detector array substrate having
a plurality of metallized detector cell pads on a first
surface thereof, at least one pad corresponding to at least
one conductive bump on said interposer card, said pads
comprising a contact metallization and a solder barrier
metallization
attaching the interposer card to the semiconductor detector
array substrate to form a combined unit wherein the
solder bumps face towards and are aligned with their
corresponding pads, and;
disposing an encapsulant between the interposer card and
the semiconductor detector array substrate; such that
there exists encapsulant at least between the conductive
bumps between said interposer card and said detector
substrate
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wherein said solder joints comprise a solder with a melt-
ing point or liquidus less than 120 degrees C. and
said encapsulant cures at a temperature no greater than
120 degrees C.
5 In either of these methods of assembly, the encapsulant
may comprise a polymer flux portion. The encapsulant may
also comprise a polymer portion having a filler that reduces its
effective expansion coefficient. The encapsulant may include
a first portion comprising a solid or a thick liquid, partially or
10 fully cured, e.g. an epoxy resin. The encapsulant may also be
applied to either the interposer card or to the semiconductor
detector array substrate, or to both parts prior to attaching
them to form a combined unit. The method may comprise
applying heat so that the solder bumps are interconnected to
15 the detector cell pads while simultaneously the encapsulant
hardens. The preferred method comprises heating the com-
bined unit up to a temperature that melts the solder and
simultaneously softens at least a portion of the encapsulant to
a low viscosity maintaining it at a low viscosity while the
20 solder wets to form a metallurgical electrical interconnection
at each bump and pad. The preferred method further com-
pri ses allowing the melted solder and encapsulant materials to
harden.
In yet another embodiment, the encapsulant includes at
25 least one portion that can be remelted sufficiently to allow
separation of the assembly after it has been assembled and the
materials hardened. This would allow for repair of the assem-
bly without damage to one or both components. To accom-
plish this the encapsulant may comprise a thermoplastic that
30 softens below 120 degrees Celsius.
The invention claimed is:
1. An x-radiation or gamma radiation detector assembly,
comprising:
35 a semiconductor detector array substrate, comprising
CdZnTe or CdTe, having a plurality of detector cell pads
on a first surface thereof, said pads comprising a solder-
able metallization;
a connection substrate with circuit traces, having a plural-
4o	 ity of interconnect pads on a first surface thereof,
solder joints that extend from contacts on the connection
substrate first surface to the plurality of metallized pads
on the semiconductor detector array substrate first sur-
face, said solder joints comprising at least one solder
45	 having a melting point or liquidus less than 120 degrees
C.; and
a dielectric encapsulant, said solder joints encapsulated
thereinto increase their mechanical strength and provide
50 mechanical stability to the assembly between said con-
nection substrate first surface and the semiconductor
detector array substrate first surface.
2. The assembly of claim 1, wherein the encapsulant at
least partially cures at the same time as a process of reflowing
55 of said solder having a melting point or liquidus less than 120
degrees C.
3. The assembly of claim 1, the assembly comprising an
encapsulating polymer solder flux that at least partially cures
at the same time as a process of reflowing of said solder
60 having a melting point or liquidus less than 120 degrees C.
4. The assembly of claim 1, wherein the connection sub-
strate with circuit traces comprises a ceramic or polymeric
connection substrate.
5. The assembly of claim 4, wherein said connection sub-
65 strate comprises one or more connectors for interconnecting
the device to power, ground and other signal processing elec-
tronics.
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6. The assembly of claim 1 wherein the encapsulant com-
prises a polymer that cures at temperatures below 120 degrees
C. in order to avoid damage to said substrate comprising
CdZnTe or CdTe.
7. The assembly of claim 1 wherein said detector cell pads
further comprise a contact metallization.
8. The assembly of claim 1 wherein said detector cell pads
further comprise a solderable contact metallization and a
solder barrier metallization.
9. The assembly of claim 1, wherein
the semiconductor detector array substrate includes an
array of detection elements,
wherein the connection substrate with circuit traces com-
prises a printed circuit card at which a plurality of solder
bumps provide electrical connection for each detection
element to a corresponding interconnect pad, and
wherein said solder bumps are electrically isolated from
each other by the dielectric.
10. The assembly of claim 1 wherein said connection sub-
strate supports at least one semiconductor detector array sub-
strate having planar dimensions no larger than the planar
dimensions of the connection substrate.
11. A method for making an x-radiation or gamma radia-
tion detector array assembly that comprises the steps of:
providing a semiconductor detector array substrate com-
prising CdZnTe or CdTe having a plurality of metallized
detector cell pads on a first surface thereof, said pads
comprising a solderable metallization on a first surface
thereof;
providing a connection substrate with circuit traces having
a plurality of interconnect pads on a first surface thereof,
providing solder bumps with a melting point or liguidus
less than 120 degrees C. at interconnect pads on the
connection substrate first surface, at least a subset of the
bumps corresponding to metallized pads on the semi-
conductor detector array substrate first surface,
mating the connection substrate first surface to the semi-
conductor detector array substrate first surface, wherein
the solder bumps face towards and are aligned with their
corresponding pads;
heating the combined unit, allowing sufficient time for at
least a portion of the solder to melt and bond to the
detector substrate, the bonding accomplished by align-
ing and contacting the discrete solder bumps to the met-
allized detector cell pads of the detector in the presence
of a solder wetting promoter, followed by reflow of the
solder without reflow of the metallization of the detector
cell pads;
cooling to allow the solder to harden; and
providing an encapsulant such that the encapsulant pro-
vides mechanical strength and cures at a temperature
sufficiently low to avoid damage to said substrate com-
prising CdZnTe or CdTe.
12. The method of claim 11 wherein said metallized detec-
tor cell pads further comprise a solder with a melting point or
liquidus less than 120 degrees C.
13. The method of claim 11 wherein said encapsulant is
introduced between the two first surfaces and cured at a
temperature sufficiently low to avoid damage to said substrate
comprising CdZnTe or CdTe, said encapsulant applied at
least partially during said reflow.
14. The method of claim 11 wherein said encapsulant is
introduced between the two first surfaces and cured at a
temperature sufficiently low to avoid damage to said substrate
comprising CdZnTe or CdTe, said encapsulant applied at
least partially after said reflow.
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15. The method of claim 13 wherein heating of the said
combined unit and encapsulating resin proceeds sufficiently
to fully harden.
16. The method of claim 13 wherein the resin includes at
5 least one portion capable of remelt at a temperature below 120
degrees C. sufficiently to allow separation of the assembly
after assembly and hardening, thereby permitting repair of the
assembly without damage.
17. The method of claim 11, further comprising:
10 removing passivating oxides from the surface of the inter-
connect pads and solder bumps at a temperature no
greater than 120 degrees C.
18. The method of claim 11 further comprising:
removing oxides from the surfaces of the interconnect pads
15	 and solder bumps with a solder wetting promoter com-
prising a curable fluxing agent; and
curing the fluxing agent, said fluxing agent at least partially
curing at the same time as a process of reflowing the
solder.
20 19. The method of claim 18 wherein said fluxing agent
comprises a polymer that cures at a temperature no greater
than 120 degrees C.
20. The method of claim 18 wherein said heating of the said
combined unit and fluxing agent continues sufficiently to
25 fully harden said fluxing agent.
21. The method of claim 18 wherein heating of the said
combined unit melts the solder and simultaneously hardens
the fluxing agent.
22. The method of claim 11 wherein said metallization of
30 the detector cell pads comprises one or more layers of one
selected from the list that includes Pt, Au, Al, Ni, Pd, and Ti.
23. The method of claim 11 wherein said metallization of
the detector cell pads comprises one or more layers of metals
35 selected from the list that includes Ni, Au, Ti, V, and Cu.
24. The method of claim 11 wherein said metallization of
the detector cell pads further comprises a solder having a
melting point or liquidus below 120 degrees C.
25. The method of claim 11 further comprising providing,
40 for attachment to the connection substrate, at least one semi-
conductor detector array substrate having planar dimensions
no larger than the planar dimensions of the connection sub-
strate.
26. An x-radiation or gamma radiation detector assembly,
45 comprising:
• semiconductor detector array substrate, comprising
CdZnTe or CdTe, having a plurality of detector cell pads
on a first surface thereof said pads comprising a contact
metallization and a solder barrier metallization, solder
50	 of the solder barrier metallization having a melting point
or liqiuidus less than 120 degrees C.; and
• ceramic or polymeric connection substrate, having a plu-
rality of interconnect pads on a first surface thereof
comprising one or more connectors for interconnecting
55	 the device to power, ground and other signal processing
electronics.
27. An x-radiation or gamma radiation detector assembly,
comprising:
• semiconductor detector comprising CdZnTe or CdTe that
60	 includes an array of detection elements; and
• plurality of solder bumps with a melting point or liqiuidus
less than 120 degrees C. providing electrical connection
for each detection element to a corresponding input con-
tact pad on the top surface of a connection substrate with
65	 circuit traces,
wherein said solder bumps are electrically isolated from
each other by a solid encapsulating material, and
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wherein the detection elements comprise electrodes on the
lower surface of the detector, the electrodes comprising
at least one solderability layer.
28. The detector assembly of claim 27, wherein the solid
encapsulating material increases the mechanical strength of s
said solder bumps and provides mechanical stability to the
assembly between said connection substrate top surface and
the array of detection elements.
29. The detector assembly of claim 27, wherein the solid 10
encapsulating material cures at a temperature sufficiently low
to avoid damage to said substrate comprising CdZnTe or
CdTe.
30. The detector assembly of claim 29, wherein the solid
encapsulating material increases the mechanical strength of 15
said solder bumps and provides mechanical stability to the
assembly between said connection substrate top surface and
the array of detection elements.
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31. The detector assembly of claim 27 wherein said elec-
trodes further comprise a contact metal layer directly on the
detector surface and a barrier metallization layer.
32. The detector assembly of claim 31 wherein said contact
metal layer comprises one selected from the list that includes
Pt, Au, Al, Ni, Pd, and Ti.
33. The detector assembly of claim 31 wherein said barrier
metallization layer comprises one or more selected from the
list that includes Ni, Au, Ti, V, and Cu.
34. The detector assembly of claim 27, wherein said con-
nection substrate with circuit traces comprises a ceramic or
polymeric connection substrate which extends in at least one
dimension beyond the semiconductor detector.
35. The detector assembly of claim 27 wherein said con-
nection substrate supports at least one semiconductor detec-
tor array substrate having planar dimensions no larger than
the planar dimensions of the connection substrate.
